

# Lab Handout 2-H

## Resource Utilization, Timing Analysis, and Bitstream Sign-Off

Capstone — Module 2: Field-Programmable Gate Array (FPGA) Register-Transfer Level (RTL) Design and Signal Ingestion

---

### 1 Objective

Close Module 2 by running the full `ingest_top` design through Vivado implementation, analyzing the resource and timing reports, fixing any remaining negative slack, and producing a signed-off bitstream ready for Module 3 system integration.

### 2 Prerequisites

- Lab Handout 2-G (end-to-end simulation passing all three scenarios).

### 3 Procedure

#### 3.1 Step 1 — Run implementation

1. Flow Navigator → **Run Implementation**. Wait for completion.
2. If synthesis or implementation errors appear, fix them before proceeding. Warnings about unused signals are acceptable; warnings about inferred latches are not.
3. Open the **Utilization** report. Record LUT, FF, **Block Random Access Memory (BRAM)**, and **Digital Signal Processing (DSP)** usage.

#### Expected utilization envelope

For the reference implementation on the Artix-7 100T, expect roughly: LUT 1–3 %, FF 0.5–2 %, **BRAM** 2 tiles, **DSP** 0. Numbers substantially higher than this usually point at an accidental block-RAM inference or a combinational feedback loop.

### 3.2 Step 2 — Timing report

1. Open **Report Timing Summary**. Worst Negative Slack (WNS) must be  $\geq 0$  for both setup and hold.
2. If setup slack is negative, pull up the top 10 failing paths. Typical culprits: the **Cyclic Redundancy Check (CRC)** XOR tree (see 2-E), a long combinational compare in the parser **Finite State Machine (FSM)**, or an unregistered output into **led**.
3. Register any failing output. Re-run implementation and confirm positive slack.

| Design Timing Summary                          |          |                              |             |
|------------------------------------------------|----------|------------------------------|-------------|
| Setup                                          |          | Hold                         | Pulse Width |
| Worst Negative Slack (WNS):                    | 6.258 ns | Worst Hold Slack (WHS):      | 0.024 ns    |
| Total Negative Slack (TNS):                    | 0.000 ns | Total Hold Slack (THS):      | 0.000 ns    |
| Number of Failing Endpoints:                   | 0        | Number of Failing Endpoints: | 0           |
| Total Number of Endpoints:                     | 231      | Total Number of Endpoints:   | 231         |
| All user specified timing constraints are met. |          |                              |             |

Figure 1: Vivado Timing Summary report with all four categories (WNS/TNS, WHS/THS, WPWS/TPWS) showing positive slack.

### 3.3 Step 3 — Clock domain crossings

Verify that Vivado's **Report CDC** shows only the expected crossing: **uart\_rxd** into **sysclk** via **sync\_2ff**. If any unexpected crossings appear, trace them before proceeding.

### 3.4 Step 4 — Generate the bitstream

1. **Confirm ingest\_top is set as the Design Sources top.** In the Sources panel's *Design Sources* tab, **ingest\_top** must appear in **bold**. If anything else is bold (a testbench from a recent simulation run, for example), right-click **ingest\_top** → **Set as Top** before generating the bitstream.
2. Click **Generate Bitstream**. The output is **ingest\_top.bit**.
3. Open the **Power** report. Dynamic power should be under 200 mW for this design.

### 3.5 Step 5 — Hardware sanity check

1. Program the Nexys A7 from Hardware Manager.
2. Connect the STM32 interceptor **Universal Asynchronous Receiver/Transmitter (UART) TX** to the Pmod JA pin declared in `ingest_top.xdc`.
3. Power on the cooperative-target pair (Target A and Target B) plus the interceptor (Threat). Per the `ingest_top` LED map established in LH2-F: LED(0) (UART byte strobe) flickers rapidly, LED(1) (`frame_valid`) pulses at the per-frame cadence, LED(2) (**First In, First Out (FIFO)** empty) is on most of the time, LED(3) (**FIFO** full) stays dark, LED(4) (`frame_reject`) stays dark on a clean stream, and LED(5) (`feat_busy`) flickers briefly during each feature update. LED(15:8) shows the selected feature byte (driven by `SW(7:0)` = row, `SW(12:8)` = byte index).
4. Add an **Integrated Logic Analyzer (ILA)** probe on `frame_valid` and `frame_reject`. Confirm that `frame_valid` pulses at roughly the Module 1 ping-pong cadence (DATA → ACK pairs) and `frame_reject` is rare.




Figure 2: **ILA** capture on hardware: `frame_valid` pulses at the cooperative-target ping-pong cadence while `frame_reject` stays quiet.

### 3.6 Step 6 — Export reports to machine-readable format

The Module 5 system specification table (and the Module 2 resource row in the final report) requires exact LUT/FF/**BRAM**/WNS numbers. Export them from Vivado's Tcl console now so they are available without re-opening the GUI later.

```

1 # Open the implemented design if not already open
2 open_run impl_1
3
4 # Export utilization to CSV
5 report_utilization -hierarchical -file impl/util.rpt
6
7 # Export timing summary
8 report_timing_summary -file impl/timing.rpt -warn_on_violation
9
10 # Export power
11 report_power -file impl/power.rpt

```

Listing 1: Run in the Vivado Tcl Console after implementation completes.

Then run the following Python snippet once to extract the numbers into a structured `impl_summary.json` that the Module 5 spec-table script can read directly:

```

1 import json, re
2 from pathlib import Path
3
4 def parse_util(rpt: str) -> dict:
5     patterns = {
6         "lut": r"Slice LUTs\s*\|\s*(\d+)",
7         "ff": r"Slice Registers\s*\|\s*(\d+)",
8         "bram": r"Block RAM Tile\s*\|\s*(\d+)",
9         "dsp": r"DSPs\s*\|\s*(\d+)",
10    }
11    result = {}
12    for key, pat in patterns.items():
13        m = re.search(pat, rpt)
14        result[key] = int(m.group(1)) if m else None
15    return result
16
17 def parse_timing(rpt: str) -> dict:
18     m = re.search(r"WNS\(ns\) \s+TNS\(ns\) \. *?\n\s*([-\.d.]+)\s+([-\.d.]+)",
19 rpt, re.S)
20     return {"wns_ns": float(m.group(1)) if m else None,
21             "tns_ns": float(m.group(2)) if m else None}
22
23 util = parse_util(Path("util.rpt").read_text(errors="replace"))
24 timing = parse_timing(Path("timing.rpt").read_text(errors="replace"))
25
26 summary = {"module": "Module2_ingest_top", **util, **timing}
27 Path("impl_summary.json").write_text(json.dumps(summary, indent=2))
28 print(json.dumps(summary, indent=2))

```

Listing 2: `parse_vivado_reports.py` — run from the `impl/` directory.

Example output:

```
1 {  
2   "module": "Module2_ingest_top",  
3   "lut": 312,  
4   "ff": 198,  
5   "bram": 2,  
6   "dsp": 0,  
7   "wns_ns": 2.14,  
8   "tns_ns": 0.0  
9 }
```

Commit `impl_summary.json` alongside the bitstream. This file is the authoritative source for Table 2 in the final report.

### 3.7 Step 7 — Archive the sign-off artifacts

Collect into a single directory:

- `ingest_top.bit`.
- `impl_summary.json` (from Step 6).
- The raw `util.rpt`, `timing.rpt`, and `power.rpt` files.
- The Module 2-G regression results (diff files from all three scenarios).
- A one-page sign-off summary confirming LUT/FF/**BRAM** within the expected envelope, WNS  $\geq 0$ , and dynamic power  $< 200$  mW.

## 4 Verification Checklist

- ☐ Implementation completes with zero errors and no inferred-latch warnings.
- ☐ WNS and WHS both  $\geq 0$ .
- ☐ Report CDC shows only the `uart_rxd`  $\rightarrow$  `sysclk` crossing.
- ☐ Dynamic power  $< 200$  mW.
- ☐ Hardware **ILA** capture confirms `frame_valid` activity on a live cooperative-target ping-pong stream (with PAUSE bursts visible when the Threat user button is held).

### Common Pitfalls

- **Negative hold slack**: almost always a missing register between two ultra-short paths. Add a single flip-flop rather than trying to slow the clock.
- **Inferred latch warning**: an incomplete `if/case` in a combinational process. Provide default assignments at the top of every combinational block.
- **Unexpected **BRAM** inference**: the parser's 32-byte `payload` register array accidentally sized above Vivado's distributed-RAM threshold. Force distributed RAM with the `(*ram_style = "distributed"*)` attribute.

### Lab Handout 2-H Deliverable

1. `ingest_top.bit` and raw post-implementation reports (`util.rpt`, `timing.rpt`, `power.rpt`).
2. `impl_summary.json` with LUT/FF/**BRAM**/WNS fields populated (this feeds Table 2 of the final report directly).
3. One-page sign-off summary confirming all fields within spec.
4. **ILA** screenshot from live hardware.

## Glossary

|             |                                             |            |
|-------------|---------------------------------------------|------------|
| <b>BRAM</b> | Block Random Access Memory                  | 1, 4, 5, 6 |
| <b>CRC</b>  | Cyclic Redundancy Check                     | 2          |
| <b>DSP</b>  | Digital Signal Processing                   | 1          |
| <b>FIFO</b> | First In, First Out                         | 3          |
| <b>FPGA</b> | Field-Programmable Gate Array               | 1          |
| <b>FSM</b>  | Finite State Machine                        | 2          |
| <b>ILA</b>  | Integrated Logic Analyzer                   | 3, 6       |
| <b>RTL</b>  | Register-Transfer Level                     | 1          |
| <b>UART</b> | Universal Asynchronous Receiver/Transmitter | 3          |